


Project code : 91.4F501.001
 PCB P/N : 05232
 Revision : SD



SYSTEM DC/DC TPS51120	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3V_S5

SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3

MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC MAX8736ETL	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 44A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4



<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title	Block Diagram	
Size A3	Document Number	Rev
	Akita	SD
Date: Monday, February 06, 2006	Sheet 1 of 39	

Calistoga Strapping Signals and 1.25V Spread Spectrum Select Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6		0=Moby Dick 1=Calistoga
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	Reserved	
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORk In signal.

History

11.18.2004: mini card not ready

SS3	SS2	SS1	SS0	Spread Amount%
0	0	0	0	-0.8
0	0	0	1	-1.0
0	0	1	0	-1.25
0	0	1	1	-1.5
0	1	0	0	-1.75
0	1	0	1	-2.0
0	1	1	0	-2.5
0	1	1	1	-3.0
1	0	0	0	+-0.3
1	0	0	1	+-0.4
1	0	1	0	+-0.5
1	0	1	1	+-0.6
1	1	0	0	+-0.8
1	1	0	1	+-1.0
1	1	1	0	+-1.25
1	1	1	1	+-1.5

PCI Routing

	IDSEL	IRQ	REQ/GNT
R5C832	25		0


ICH7M Integrated Pull-up and Pull-down Resistors

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ITP Debug Conn.




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: ITP

Size A3 Document Number: Akita Rev SD












Date: Friday, March 31, 2006 Sheet 2 of 39



IN (3D3V_S0)	EN (6218_PGOOD)	OUT (VTT_PWRGD#)
H	L	H
X	H	Hi - Z



UMA ONLY




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator (IDTCV125PA)**

Size A3 Document Number Akita Rev SD

Date: Friday, March 31, 2006 Sheet 3 of 39



H_DIN#[3..0] 6
 H_DSTBN#[3..0] 6
 H_DSTBP#[3..0] 6


 H_D#[63..0] 6

Layout Note:
 Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
 Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".

Layout Note:
 0.5" max length.

<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (1 of 2)	
Title	Rev
Size A3	SD
Document Number	
Date: Friday, March 31, 2006	Sheet 4 of 39



U49D		BGA4479-SKT6-GPU2	
A4	VSS[001]	VSS[082]	P6
A8	VSS[002]	VSS[083]	P21
A11	VSS[003]	VSS[084]	P24
A14	VSS[004]	VSS[085]	R2
A16	VSS[005]	VSS[086]	R5
A19	VSS[006]	VSS[087]	R22
A23	VSS[007]	VSS[088]	R25
A26	VSS[008]	VSS[089]	T1
B6	VSS[008]	VSS[089]	T4
B8	VSS[009]	VSS[090]	T23
B11	VSS[010]	VSS[091]	T26
B13	VSS[011]	VSS[092]	U3
B16	VSS[012]	VSS[093]	U6
B19	VSS[014]	VSS[095]	U21
B21	VSS[015]	VSS[096]	U24
B24	VSS[015]	VSS[096]	V2
C5	VSS[016]	VSS[097]	V5
C8	VSS[017]	VSS[098]	V22
C11	VSS[019]	VSS[100]	V25
C14	VSS[020]	VSS[101]	W1
C16	VSS[020]	VSS[101]	W4
C19	VSS[021]	VSS[102]	W23
C2	VSS[022]	VSS[103]	W26
C22	VSS[023]	VSS[104]	Y3
C25	VSS[025]	VSS[106]	Y6
D1	VSS[026]	VSS[107]	Y21
D4	VSS[027]	VSS[108]	Y24
D8	VSS[028]	VSS[109]	AA2
D11	VSS[029]	VSS[110]	AA5
D13	VSS[030]	VSS[111]	AA8
D16	VSS[031]	VSS[112]	AA11
D19	VSS[032]	VSS[113]	AA14
D23	VSS[033]	VSS[114]	AA16
D26	VSS[034]	VSS[115]	AA19
E3	VSS[035]	VSS[116]	AA22
E6	VSS[036]	VSS[117]	AA25
E8	VSS[036]	VSS[117]	AB1
E11	VSS[038]	VSS[119]	AB4
E14	VSS[039]	VSS[120]	AB8
E16	VSS[040]	VSS[121]	AB11
E19	VSS[041]	VSS[122]	AB16
E21	VSS[042]	VSS[123]	AB19
E24	VSS[043]	VSS[124]	AB23
F5	VSS[044]	VSS[125]	AB26
F8	VSS[045]	VSS[126]	AC3
F11	VSS[046]	VSS[127]	AC6
F13	VSS[047]	VSS[128]	AC8
F16	VSS[048]	VSS[129]	AC11
F19	VSS[049]	VSS[130]	AC14
F2	VSS[050]	VSS[131]	AC16
F22	VSS[051]	VSS[132]	AC19
F25	VSS[052]	VSS[133]	AC21
G4	VSS[053]	VSS[134]	AC24
G1	VSS[054]	VSS[135]	AD2
G23	VSS[055]	VSS[136]	AD5
G26	VSS[056]	VSS[137]	AD8
H3	VSS[057]	VSS[138]	AD11
H6	VSS[058]	VSS[139]	AD13
H21	VSS[059]	VSS[140]	AD16
H24	VSS[060]	VSS[141]	AD19
J2	VSS[061]	VSS[142]	AD22
J5	VSS[062]	VSS[143]	AD25
J22	VSS[063]	VSS[144]	AE1
J25	VSS[064]	VSS[145]	AE4
K1	VSS[065]	VSS[146]	AE8
K4	VSS[066]	VSS[147]	AE11
K23	VSS[067]	VSS[148]	AE14
K26	VSS[068]	VSS[149]	AE16
L3	VSS[069]	VSS[150]	AE19
L6	VSS[070]	VSS[151]	AE23
L21	VSS[071]	VSS[152]	AE26
L24	VSS[072]	VSS[153]	AF3
M2	VSS[073]	VSS[154]	AF6
M5	VSS[074]	VSS[155]	AF8
M22	VSS[075]	VSS[156]	AF11
N1	VSS[076]	VSS[157]	AF13
N4	VSS[077]	VSS[158]	AF16
N23	VSS[078]	VSS[159]	AF19
N26	VSS[079]	VSS[160]	AF21
N3	VSS[080]	VSS[161]	AF24
P3	VSS[081]	VSS[162]	


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CPU (2 of 2)

Akita

Date: Friday, March 31, 2006

Sheet 5 of 39



CFG[2:0] : No internal pull-up or pull-down.
 CFG[17:3] : Internal pull-up.
 CFG[19:18] : Internal pull-down.


CFG[6] : 0=Moby Dick ,1=Calistoga (default)
 CFG[11] : PSB 4X CLK ENABLE
 0=Calistoga ,1=Reserved (default)


When Low choice lower than 3.5K Ohm

When High 1K Ohm

<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
GMCH (2 of 5)	
File	Document Number
Size A3	Akita
Date: Friday, March 31, 2006	Rev SD
Sheet 7	of 39






Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

GMCH (5 of 5)
 Akita
 SD

Date: Monday, February 06, 2006 Sheet 10 of 39



NORMAL TYPE

NORMAL TYPE

<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev		
DDR2 Socket			SD		
Size	Document Number		Sheet	11	of
Custom	Akita				
Date: Monday, February 06, 2006			E		

High 9.2mm

PARALLEL TERMINATION

Decoupling Capacitor



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **DDR2 Termination Resistor**

Size A3 Document Number **Akita** Rev **SD**

Date: Friday, March 31, 2006 Sheet 12 of 39


CRT I/F & CONNECTOR

Layout Note:
Place these resistors close to the CRT-out connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.





Hsync & Vsync level shift



TV OUT CONN



Place this 2 resistors close to the TV-out connector



<Core Design>










緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT/TV Connector**

Size A3 Document Number **Akita** Rev **SD**

Date: Saturday, April 01, 2006 Sheet 13 of 39


LCD/INV CONN







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title		LCD/Inverter Connector	
Size	Document Number	Akita	Rev
Custom			SD
Date:	Saturday, April 01, 2006	Sheet 14	of 39



Hsync & Vsync level shift



S0 = 4V
S3 = 2.5V
S5 = 0V



Place near Dock connector


Place near Codec

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Board to board conn/ Docking**

Size: A3	Document Number: Akita	Rev: SD
Date: Friday, March 31, 2006	Sheet: 15	of 39



Placement Note:
Distance between the ICH7-M and cap on the "P" signal should be identical distance between the ICH7-M and cap on the "N" signal for same pair.

P.H. for internal VCCSUS1_05

Enable	INTRVMEN
Enable	1
Disable	0


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **ICH7-M (1 of 4)**

Size: A3 Document Number: Akita Rev: SD


Date: Friday, March 31, 2006 Sheet: 16 of 39




Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance




A4	VSS1[1]	VSS[98]	P28
A23	VSS[2]	VSS[99]	R1
B1	VSS[3]	VSS[100]	R11
B8	VSS[4]	VSS[101]	R12
B11	VSS[5]	VSS[102]	R13
B14	VSS[6]	VSS[103]	R14
B17	VSS[7]	VSS[104]	R15
B20	VSS[8]	VSS[105]	R16
B28	VSS[9]	VSS[106]	R17
B28	VSS[10]	VSS[107]	R18
C2	VSS[11]	VSS[108]	T6
C6	VSS[12]	VSS[109]	T12
C27	VSS[13]	VSS[110]	T13
D10	VSS[14]	VSS[111]	T14
D13	VSS[15]	VSS[112]	T15
D18	VSS[16]	VSS[113]	T16
D21	VSS[17]	VSS[114]	T17
D24	VSS[18]	VSS[115]	U4
E1	VSS[19]	VSS[116]	U12
E2	VSS[20]	VSS[117]	U13
E4	VSS[21]	VSS[118]	U14
E8	VSS[22]	VSS[119]	U15
E15	VSS[23]	VSS[120]	U16
F3	VSS[24]	VSS[121]	U17
F4	VSS[25]	VSS[122]	U24
F5	VSS[26]	VSS[123]	U25
F12	VSS[27]	VSS[124]	U26
F27	VSS[28]	VSS[125]	V2
F28	VSS[29]	VSS[126]	V13
G1	VSS[30]	VSS[127]	V15
G2	VSS[31]	VSS[128]	V24
G5	VSS[32]	VSS[129]	V27
G6	VSS[33]	VSS[130]	V28
G9	VSS[34]	VSS[131]	W6
G14	VSS[35]	VSS[132]	W24
G18	VSS[36]	VSS[133]	W25
G21	VSS[37]	VSS[134]	W26
G24	VSS[38]	VSS[135]	Y3
G25	VSS[39]	VSS[136]	Y24
G26	VSS[40]	VSS[137]	Y28
H3	VSS[41]	VSS[138]	AA1
H4	VSS[42]	VSS[139]	AA24
H5	VSS[43]	VSS[140]	AA25
H24	VSS[44]	VSS[141]	AA26
H27	VSS[45]	VSS[142]	AB4
H28	VSS[46]	VSS[143]	AB6
J1	VSS[47]	VSS[144]	AB11
J2	VSS[48]	VSS[145]	AB14
J5	VSS[49]	VSS[146]	AB16
J24	VSS[50]	VSS[147]	AB19
J25	VSS[51]	VSS[148]	AB21
J26	VSS[52]	VSS[149]	AB24
K24	VSS[53]	VSS[150]	AB27
K27	VSS[54]	VSS[151]	AB28
K28	VSS[55]	VSS[152]	AC2
L13	VSS[56]	VSS[153]	AC5
L15	VSS[57]	VSS[154]	AC9
L24	VSS[58]	VSS[155]	AC11
L25	VSS[59]	VSS[156]	AD1
L26	VSS[60]	VSS[157]	AD3
M3	VSS[61]	VSS[158]	AD4
M4	VSS[62]	VSS[159]	AD7
M5	VSS[63]	VSS[160]	AD8
M12	VSS[64]	VSS[161]	AD11
M13	VSS[65]	VSS[162]	AD15
M14	VSS[66]	VSS[163]	AD19
M15	VSS[67]	VSS[164]	AD23
M16	VSS[68]	VSS[165]	AE2
M17	VSS[69]	VSS[166]	AE4
M24	VSS[70]	VSS[167]	AE8
M27	VSS[71]	VSS[168]	AE11
M28	VSS[72]	VSS[169]	AE18
N1	VSS[73]	VSS[170]	AE21
N2	VSS[74]	VSS[171]	AE24
N5	VSS[75]	VSS[172]	AE25
N6	VSS[76]	VSS[173]	AE28
N11	VSS[77]	VSS[174]	AF2
N12	VSS[78]	VSS[175]	AF4
N13	VSS[79]	VSS[176]	AF8
N14	VSS[80]	VSS[177]	AF11
N15	VSS[81]	VSS[178]	AF27
N16	VSS[82]	VSS[179]	AF28
N17	VSS[83]	VSS[180]	AG1
N18	VSS[84]	VSS[181]	AG3
N24	VSS[85]	VSS[182]	AG7
N25	VSS[86]	VSS[183]	AG11
N28	VSS[87]	VSS[184]	AG14
P3	VSS[88]	VSS[185]	AG17
P4	VSS[89]	VSS[186]	AG20
P12	VSS[90]	VSS[187]	AG25
P13	VSS[91]	VSS[188]	AH1
P14	VSS[92]	VSS[189]	AH2
P15	VSS[93]	VSS[190]	AH7
P16	VSS[94]	VSS[191]	AH12
P17	VSS[95]	VSS[192]	AH23
P24	VSS[96]	VSS[193]	AH27
P27	VSS[97]	VSS[194]	







SATA HD Connector



CD-ROM CONNECTOR




USB PORT



<Core Design>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
HD/CDROM			
Title	Document Number		Rev
Size A3	Akita		SD
Date: Friday, March 31, 2006	Sheet 21	of	39



1394 : INTA#
4in1 : INTB#

<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
R5C832/PCI		
Title		
Size A3	Document Number	Rev
	Akita	SD
Date: Friday, March 31, 2006	Sheet 22 of 39	




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **R5C832/IEEE1394/SD**

Size A3	Document Number	Rev SD
Date: Friday, March 31, 2006	Sheet 23 of 39	

Mini Card Connector 1




Mini Card Connector 2






<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MINI CARD CONN.	
Title	Rev
Size A3	SD
Date: Thursday, March 23, 2006	Sheet 24 of 39



10/100M Lan Transformer

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.




Green : Link up
 Blinking : TX/RX activity



PIN09 : GREEN
 PIN11 : ORANGE
 PIN13 : YELLOW

NEWCARD Connector


Place them Near to Chip



Place them Near to Connector









For Newcard socket



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
New Card	
Size A3	Document Number
Akita	
Date: Friday, March 31, 2006	Sheet 26 of 39
SD	













<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO CODEC AD1981B**

Size A3	Document Number	Rev SD
Date: Saturday, April 01, 2006	Sheet 27 of 39	





Planar ID(2,1,0)
 SA: 0,0,0
 SB: 0,0,1
 SC: 0,1,0
 SD: 0,1,1
 SE: 1,0,0
 -1: 1,0,1

KB Matrix

KB3910

A1 for the internal pull-up resistors on XIOCS[1:0] pins==>High=enable Low=Disable
 A4 for DMRP==>High=Disable,Low=Enable
 A5 for EMWB==>High=Enable,Low=Disable
 GPI005 for Clock test mode==>High=test Mode Low=32KHz clock in normal running(Recommended)
 GPI006 for DPLL test mode==>High=Test Mode Low=Normal operation(Recommended)

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

KBC ENE K3910SF

Size A3 Document Number Akita Rev SD

Date: Friday, March 31, 2006 Sheet 29 of 39

CAMERA


Blue thumb

Internal Keyboard Connector










Keyboard matrix (from vendor)

	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1




TouchPad Connector




<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title KeyBoard-CONN		
Size A3	Document Number Akita	Rev SD
Date: Friday, March 31, 2006	Sheet 30 of	39





Run Power





I_{omax}=11A
Q_g=9.8nC,
R_{dson}=20~25mohm

I_{omax}=11A
Q_g=9.8nC,
R_{dson}=19.6~24mohm

I_{omax}=11A
Q_g=9.8nC,
R_{dson}=20~25mohm

I_{omax}=11A
Q_g=9.8nC,
R_{dson}=19.6~24mohm


$$V_{out} = 1V * (R1 + R2) / R2$$

For TPS51120,
V_{out}=5V


- If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
- If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

V_{out}=3.3V

- If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
- If you use a 2.5uH inductor, the minimum ESR is 27m ohm.



5V_PWR ○ ○ 5V_S5



	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	switcher OFF	not use	Switchchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **5V_S5/3D3V_S5**

Size A3 Document Number **Akita** Rev **SD**


Date: Friday, March 31, 2006 Sheet 34 of 39

$I_{ocp}=7.0*2 = 14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs1}=I_{ocp}*R_{ds,on}=238mV$
 $VILIM=V_{cs1}/0.1=2.38V$

$I_{ocp}=7.0*2 = 14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs2}=I_{ocp}*R_{ds,on}=28mV$
 $VILIM2=V_{cs2}/0.1=2.38V$

1D8V / 7.0A
OCP>=14A

1D05V_S0/7A
OCP>=14A



NEC
 $I_{rms}=7.5A (I_{sat}=10.4A)$
 $DCR=1.3mohm$
 $12*12*5.5$

NEC
 $I_{rms}=7.5A (I_{sat}=10.4A)$
 $DCR=1.3mohm$
 $12*12*5.5$

Panasonic 220uF/2V
 $ESR=15m\ ohm$
 $Irripple=2.7\ A$

$V_{out}=V_{fb} * (1 + (R1/R2))$
 Where $V_{fb}=1.0V, R2=10Kohm$

Ton	Frequency (Out1)KHz	Frequency (Out2)KHz
AGND	620	460
REF	485	355
OPEN	345	255
VCC	235	170

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **1D8V_S3/1D05V_S0**



Size A3	Document Number	Rev
	Akita	SD

Date: Friday, March 31, 2006 Sheet 35 of 39

2D5V_S0 Iomax=300mA




0D9V Iomax=1A




<Core Design>

緯創資通		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>			
Title 0D9V_LDO/1D2V_LDO/1D5V_LDO/2D5V_LDO			
Size A3	Document Number Akita	Rev SD	
Date: Friday, March 31, 2006		Sheet 36	of 39



BATTERY CONNECTOR



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**

Size: A3	Document Number: Akita	Rev: SD
Date: Saturday, April 01, 2006	Sheet: 38 of 39	

