




## Natural Interleaving™ DUAL-PHASE TRANSITION-MODE PFC CONTROLLER

### NATURAL INTERLEAVING FEATURES

- Easy Phase Management Facilitates Compliance to Light-Load Efficient Standards
- FailSafe OVP with Dual Paths Prevents Output Over-voltage Conditions Caused by Voltage-Sensing Failures
- Sensorless Current Shaping Simplifies Board Layout and Improves Efficiency
- Inrush Safe Current Limiting:
  - Prevents MOSFET conduction during inrush
  - Eliminates reverse recovery events in output rectifiers

### SYSTEM FEATURES


- Cost Savings
- Improved Efficiency and Design Flexibility over Traditional, Single-Phase Continuous Conduction Mode (CCM)
- Input Filter and Output Capacitor Current Cancellation:
  - Reduced current ripple for higher system reliability and smaller bulk capacitor
  - Reduced EMI filter size
- Enables Use of Low-Cost Diodes without Extensive Snubber Circuitry
- Improved Light-Load Efficiency
- Improved Transient Response
- Complete System-Level Protection
- 1-A Source/1.8-A Sink Gate Drivers
- Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  in an SOIC 16-pin package



Typical Application Circuit

### APPLICATIONS

- 100-W to 800-W Power Supplies
- LCD, Plasma, and DLP® TVs
- Computer Power Supplies
- Entry Level Servers
- Electronic Lighting Ballasts



Ripple Current Reduction



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DLP is a registered trademark of Texas Instruments.  
 Natural Interleaving is a trademark of Texas Instruments.  
 All other trademarks are the property of their respective owners.

## CONTENTS

- [Ordering Information](#) 2
- [Electrical Characteristics](#) 4
- [Device Information](#) 7
- [Functional Block Diagram](#) 9
- [Typical Characteristics](#) 10
- [Application Information](#) 17
- [Design Example](#) 23
- [Additional References](#) 30

## DESCRIPTION

Optimized for high-volume consumer applications, this solution extends the advantages of transition mode—high efficiency with low-cost components—to higher power ratings than previously possible. By utilizing a Natural Interleaving technique, both channels operate as *masters* (that is, there is no slave channel) synchronized to the same frequency. This approach delivers inherently strong matching, faster responses, and ensures that each channel operates in transition mode.

Complete system-level protections feature input brownout, output over-voltage, open-loop, overload, soft-start, phase-fail detection, and thermal shutdown. The additional FailSafe over-voltage protection (OVP) feature protects against shorts to an intermediate voltage that, if undetected, could lead to catastrophic device failure.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION<sup>(1)</sup>

PART NUMBER	PACKAGE <sup>(2)</sup>	OPERATING TEMPERATURE RANGE, T <sub>A</sub>
UCC28060D	SOIC 16-Pin (D)	–40°C to +125°C

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

(2) SOIC (D) package is available taped and reeled by adding **R** to the above part number. Reeled quantities for UCC28060DR are 2500 devices per reel.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

All voltages are with respect to GND,  $-40^{\circ}\text{C} < T_J = T_A < +125^{\circ}\text{C}$ , and currents are positive into and negative out of the specified terminal, unless otherwise noted.

		UCC28060	UNIT
Input voltage range	VCC <sup>(2)</sup>	–0.5 to +21	V
	PWMCNTL	–0.5 to +20	
	COMP <sup>(3)</sup> , CS, PHB, HVSEN <sup>(4)</sup> , VINAC <sup>(4)</sup> , VSENSE <sup>(4)</sup>	–0.5 to +7	
	ZCDA, ZCDB	–0.5 to +4	
Continuous input current	VCC	20	mA
Input current	PWMCNTL	10	
Input current range	ZCDA, ZCDB, VSENSE	–5 to +5	
Output current	VREF	–10	
Continuous gate current	GDA, GDB <sup>(5)</sup>	±25	
Junction temperature, T <sub>J</sub>	Operating	–40 to +125	°C
	Storage	–65 to +150	
Lead temperature, T <sub>SOL</sub>	Soldering, 10s	+260	

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those included under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods of time may affect device reliability.
- (2) Voltage on VCC is internally clamped. VCC may exceed the absolute maximum input voltage if the source is current limited below the absolute maximum continuous VCC input current level.
- (3) In normal use, COMP is connected to capacitors and resistors and is internally limited in voltage swing.
- (4) In normal use, VINAC, VSENSE, and HVSEN are connected to resistors and are internally limited in voltage swing. Although not recommended for extended use, VINAC, VSENSE, and HVSEN can survive input currents as high as ±10 mA from high voltage sources.
- (5) No GDA or GDB current limiting is required when driving a power MOSFET gate. However, a small series resistor may be required to damp ringing due to stray inductance. See [Figure 13](#) and [Figure 14](#) for details.

## DISSIPATION RATINGS

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	T <sub>A</sub> = +25°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
SOIC 16-Pin (D)	140°C/W <sup>(1)</sup>	890 mW <sup>(1)</sup>	460 mW <sup>(1)</sup>

- (1) Tested per JEDEC EIA/JESD 51-1. Thermal resistance is a strong function of board construction and layout. Air flow will reduce thermal resistance. This number is only a general guide; see TI document SPRA953 device Thermal Metrics.

## RECOMMENDED OPERATING CONDITIONS

All voltages are with respect to GND,  $-40^{\circ}\text{C} < T_J = T_A < +125^{\circ}\text{C}$ , and currents are positive into and negative out of the specified terminal, unless otherwise noted.

	MIN	MAX	UNIT
VCC input voltage from a low-impedance source	14	21	V
VCC input current from a high-impedance source	8	18	mA
VREF load current	0	–2	mA
VINAC Input voltage	0	6	V
ZCDA, ZCDB series resistor	20	80	kΩ
TSET resistor to program PWM on-time	66.5	270	kΩ
HVSEN input voltage	0.8	4.5	V
PWMCNTL pull-up resistor to VREF	1	10	kΩ

## ELECTROSTATIC DISCHARGE (ESD) PROTECTION

	RATING	UNIT
Human body model (HBM)	2000	V
Charged device model (CDM)	500	V

## ELECTRICAL CHARACTERISTICS

At VCC = 16 V, AGND = PGND = 0 V, VINAC = 3 V, VSENSE = 6 V, HVSEN = 3 V, PHB = 5 V, R<sub>TSET</sub> = 133 kΩ; all voltages are with respect to GND, all outputs unloaded, –40°C < T<sub>J</sub> = T<sub>A</sub> < +125°C, and currents are positive into and negative out of the specified terminal, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>VCC BIAS SUPPLY</b>						
VCC <sub>(shunt)</sub>	VCC shunt voltage <sup>(1)</sup>	I <sub>VCC</sub> = 10 mA	22	24	26	V
I <sub>VCC(stby)</sub>	VCC current, disabled	VSENSE = 0 V		100	200	μA
I <sub>VCC(on)</sub>	VCC current, enabled	VSENSE = 6 V		5	8	mA
<b>UNDERVOLTAGE LOCKOUT (UVLO)</b>						
VCC <sub>(on)</sub>	VCC turn-on threshold		11.5	12.6	13.5	V
VCC <sub>(off)</sub>	VCC turn-off threshold		9.5	10.35	11.5	V
	UVLO Hysteresis		1.85	2.25	2.65	V
<b>REFERENCE</b>						
V <sub>REF</sub>	VREF output voltage, no load	I <sub>VREF</sub> = 0 mA	5.82	6.00	6.18	V
	VREF change with load	0 mA ≤ I <sub>VREF</sub> ≤ –2 mA		1	6	mV
	VREF change with VCC	12 V ≤ VCC ≤ 20 V		1	10	mV
<b>ERROR AMPLIFIER</b>						
	VSENSE input regulation voltage	T <sub>A</sub> = +25°C	5.85	6.00	6.15	V
	VSENSE input regulation voltage		5.82	6.00	6.18	V
	VSENSE input bias current	In regulation	125	300	800	nA
	COMP high voltage, clamped	VSENSE = 5.8 V	4.70	4.95	5.10	V
	COMP low voltage, saturated	VSENSE = 6.2 V		0.03	0.125	V
g <sub>m</sub>	VSENSE to COMP transconductance	COMP = 3 V, 5.94 V < VSENSE < 6.06 V	75	96	110	μS
	COMP source current, overdriven	VSENSE = 5 V, COMP = 3 V	–120	–160	–190	μA
	COMP sink current	VSENSE = 6.4 V, COMP = 3 V	18	25	32	μA
	VSENSE threshold for COMP offset enable, down from V <sub>REF</sub>	Voltage below V <sub>REF</sub>	135	185	235	mV
V <sub>OVP</sub>	VSENSE over-voltage threshold, rising		6.25	6.45	6.7	V
	VSENSE over-voltage hysteresis		0.1	0.2	0.4	V
	VSENSE enable threshold, rising		1.15	1.25	1.35	V
	VSENSE enable hysteresis		0.02	0.05	0.2	V
<b>OUTPUT MONITORING</b>						
V <sub>PWMCNTL</sub>	HVSEN threshold to PWMCNTL	HVSEN rising	2.35	2.50	2.65	V
	HVSEN input bias current, high	HVSEN = 3 V	–0.5		0.5	μA
	HVSEN input bias current, low	HVSEN = 2 V	28	36	41	μA
	HVSEN rising threshold to over-voltage fault		4.64	4.87	5.1	V
	HVSEN falling threshold to over-voltage fault		4.45	4.67	4.80	V
	Phase Fail filter time to PWMCNTL high	PHB = 5 V, ZCDA switching, ZCDB = 0.5 V	8	14	20	ms
	PWMCNTL leakage current high	HVSEN = 2 V, PWMCNTL = 15 V	–1		1	μA
	PWMCNTL output voltage low	HVSENS = 3 V, IPWMCNTL = 5 mA		0.2	0.5	V

- (1) Excessive VCC input voltage and current will damage the device. This clamp does not protect the device from an unregulated supply. If an unregulated supply is used, a Fixed Positive Voltage Regulator such as the UA78L15A is recommended. See the [Absolute Maximum Ratings](#) table for the limits on VCC voltage and current.

**ELECTRICAL CHARACTERISTICS (continued)**

At VCC = 16 V, AGND = PGND = 0 V, VINAC = 3 V, VSENSE = 6 V, HVSEN = 3 V, PHB = 5 V, R<sub>TSET</sub> = 133 kΩ; all voltages are with respect to GND, all outputs unloaded, –40°C < T<sub>J</sub> = T<sub>A</sub> < +125°C, and currents are positive into and negative out of the specified terminal, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>GATE DRIVE<sup>(2)</sup></b>						
	GDA, GDB output voltage high	I <sub>GDA</sub> , I <sub>GDB</sub> = –100 mA	11.5	13	15	V
	GDA, GDB output voltage high, clamped	VCC = 20 V, I <sub>GDA</sub> , I <sub>GDB</sub> = –5 mA	12	13.5	15	V
	GDA, GDB output voltage high, low VCC	VCC = 12 V, I <sub>GDA</sub> , I <sub>GDB</sub> = –5 mA	10	10.5	11.5	V
	GDA, GDB on-resistance high	I <sub>GDA</sub> , I <sub>GDB</sub> = –100 mA		8	14	Ω
	GDA, GDB output voltage low	I <sub>GDA</sub> , I <sub>GDB</sub> = 100 mA		0.15	0.3	V
	GDA, GDB on-resistance low	I <sub>GDA</sub> , I <sub>GDB</sub> = 100 mA		2	3	Ω
	Rise time	1 V to 9 V, C <sub>LOAD</sub> = 1 nF		18	30	ns
	Fall time	9 V to 1 V, C <sub>LOAD</sub> = 1 nF		12	25	ns
	GDA, GDB output voltage UV	I <sub>GDA</sub> , I <sub>GDB</sub> = 2.5 mA		1.6	2	V
<b>ZERO CURRENT DETECTOR</b>						
	ZCDA, ZCDB voltage threshold, falling		0.8	1.0	1.2	V
	ZCDA, ZCDB voltage threshold, rising		1.5	1.68	1.88	V
	ZCDA, ZCDB clamp, high	I <sub>ZCDA</sub> = +2 mA, I <sub>ZCDB</sub> = +2 mA	2.6	3.0	3.4	V
	ZCDA, ZCDB input bias current	ZCDA = 1.4 V, ZCDB = 1.4 V	–0.5		0.5	μA
	ZCDA, ZCDB clamp, low	I <sub>ZCDA</sub> = –2 mA, I <sub>ZCDB</sub> = –2 mA	–0.4	–0.2	0	V
	ZCDA, ZCDB delay to GDA, GDB outputs <sup>(2)</sup>	Respective gate drive output rising 10% from zero crossing input falling to 1 V		45	100	ns
<b>CURRENT SENSE</b>						
	CS input bias current	At rising threshold		–150	–250	μA
	CS current limit rising threshold		–0.18	–0.20	–0.22	V
	CS current limit falling threshold		–0.005	–0.015	–0.029	V
	CS current limit response time <sup>(2)</sup>	From CS exceeding threshold –0.05 V to GDx dropping 10%		60	100	ns
<b>MAINS INPUT</b>						
	VINAC input bias current	VINAC = 2 V	–0.5		0.5	μA
	VINAC line range threshold, rising	To PWM on-time change	3.25	3.45	3.60	V
	VINAC line range threshold, falling		3.05	3.20	3.35	V
	VINAC line falling range change filter time <sup>(2)</sup>	VINAC line changes for less than the range change filter time	18	26	36	ms
<b>BROWNOUT</b>						
	VINAC brownout threshold	VINAC falling	1.34	1.39	1.44	V
	VINAC brownout current	VINAC = 1 V	5	7	9	μA
	VINAC brownout filter time	VINAC fails to exceed the brownout threshold for the brownout filter time	340	440	540	ms


(2) Refer to [Figure 13](#), [Figure 14](#), [Figure 15](#), and [Figure 16](#) in the [Typical Characteristics](#) for typical gate drive waveforms.

## ELECTRICAL CHARACTERISTICS (continued)

At VCC = 16 V, AGND = PGND = 0 V, VINAC = 3 V, VSENSE = 6 V, HVSEN = 3 V, PHB = 5 V, R<sub>TSET</sub> = 133 kΩ; all voltages are with respect to GND, all outputs unloaded, –40°C < T<sub>J</sub> = T<sub>A</sub> < +125°C, and currents are positive into and negative out of the specified terminal, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>PULSE-WIDTH MODULATOR</b>						
K <sub>TH</sub>	On-time factor, phases A and B, high range	VINAC = 3.75 V, VSENSE = 5.8 V <sup>(3)</sup>	1.25	1.35	1.5	μs/V
K <sub>THS</sub>	On-time factor, single-phase, A, high range	VINAC = 3.75 V, VSENSE = 5.8 V, PHB = 0 V <sup>(3)</sup>	2.4	2.7	3.0	μs/V
K <sub>TL</sub>	On-time factor, phases A and B, low range	VINAC = 3.2 V, VSENSE = 5.8 V <sup>(3)</sup>	3.6	4.0	4.4	μs/V
K <sub>TLS</sub>	On-time factor, single-phase, A, low range	VINAC = 3.2 V, VSENSE = 5.8 V, PHB = 0 V <sup>(3)</sup>	7.2	8	8.9	μs/V
	Phase B to phase A on-time matching, low line range	VSENSE = 5.8 V, VINAC = 3.2 V	–6		6	%
	Phase B to phase A on-time matching, high line range	VSENSE = 5.8 V, VINAC = 3.75 V	–6		6	%
	Zero-crossing distortion correction additional on time	COMP = 0.25 V, VINAC = 1 V		2		μs
		COMP = 0.25 V, VINAC = 0.1 V		20		μs
	PHB threshold falling, to single-phase operation, low line range	To GDB output shutdown VINAC = 1.5 V	0.7	0.8	0.9	V
	PHB threshold rising, to two-phase operation, low line range	To GDB output running VINAC = 1.5 V	0.9	1.0	1.1	V
	PHB threshold falling, to single-phase operation, high line range	To GDB output shutdown VINAC = 4.0 V	1.0	1.1	1.2	V
	PHB threshold rising, to two-phase operation, high line range	To GDB output running VINAC = 4.0 V	1.2	1.3	1.4	V
	COMP threshold falling to shutdown	GDA and GDB outputs shutdown	0.125	0.150	0.175	V
	COMP threshold rising to run	GDA and GDB outputs running	0.17	0.20	0.23	V
T <sub>(min)</sub>	Minimum switching period	R <sub>TSET</sub> = 133 kΩ <sup>(3)</sup>	1.7	2.2	2.5	μs
	PWM restart time	ZCDA = ZCDB = 2 V <sup>(4)</sup>	165	200	265	μs
<b>THERMAL SHUTDOWN</b>						
	Thermal shutdown temperature	T <sub>J</sub> , temperature rising <sup>(5)</sup>		+160		°C
	Thermal restart temperature	T <sub>J</sub> , temperature falling <sup>(5)</sup>		+140		°C

- (3) Gate drive on-time is proportional to V<sub>COMP</sub> – 125 mV. The on-time proportionality factor, K<sub>T</sub>, is different in high and low ranges and also different in two-phase and single-phase modes. The on-time factor, K<sub>T</sub>, scales linearly with the value of R<sub>TSET</sub>. The minimum switching period is proportional to R<sub>TSET</sub>.
- (4) An output on-time is generated at both GDA and GDB if both ZCDA and ZCDB negative-going edges are not detected for the restart time. In single-phase mode, the restart time applies for the ZCDA input and the GDA output.
- (5) Thermal shutdown occurs at temperatures higher than the normal operating range. Device performance above the normal operating temperature is not specified or assured.

**DEVICE INFORMATION**
**UCC28060D**  
**SOIC 16-Pin (D)**  
**Top View**

**TERMINAL FUNCTIONS**


TERMINAL			DESCRIPTION
NAME	NO.	I/O	
AGND	6	—	<b>Analog ground:</b> Connect analog signal bypass capacitors, compensation components, and analog signal returns to this pin. Connect the analog and power grounds at a single point to isolate high-current noise signals of the power components from interference with the low-current analog circuits.
COMP	5	O	<b>Error amplifier output:</b> The error amplifier is a transconductance amplifier, so this output is a high-impedance current source. Connect voltage regulation loop compensation components from this pin to AGND. The on-time seen at the gate drive outputs is proportional to the voltage at this pin minus an offset of approximately 125 mV. During soft-start events (undervoltage, brownout, or disable), COMP is pulled low. Normal operation only resumes after the soft-start event clears and COMP has been discharged below 0.5 V, making sure that the circuit restarts with a low COMP voltage and a short on-time. Do not connect COMP to a low-impedance source that would interfere with COMP falling below 0.5 V.
CS	10	I	<b>Current sense input:</b> Connect the current sense resistor and the negative terminal of the diode bridge to this pin. Connect the return of the current sense resistor to the AGND pin with a separate trace. As input current increases, the voltage on CS goes more negative. This cycle-by-cycle over-current protection limits input current by turning off both gate driver (GDx) outputs when CS is more negative than the CS rising threshold (approximately –200 mV). The GD outputs remain low until CS falls to the CS falling threshold (approximately –15 mV). Current sense is blanked for approximately 100 ns following the falling edge of either GD output. This blanking filters noise that occurs when current switches from a power FET to a boost diode. In most cases, no additional current sense filtering is required. If filtering is required, the filter series resistance must be under 100 Ω to maintain accuracy. To prevent excessive negative voltage on the CS pin during inrush conditions, connect the current sensing resistor to the CS pin through a low value external resistor. As with the filter series resistance, this external resistor needs to be under 100 Ω to maintain accuracy.
GDA	14	O	<b>Channel A and channel B gate drive output:</b> Connect these pins to the gate of the power FET for each phase through the shortest connection practical. If it is necessary to use a trace longer than 0.5 in (12.6 mm) for this connection, some ringing may occur due to trace series inductance. This ringing can be reduced by adding a 5-Ω to 10-Ω resistor in series with GDA and GDB.
GDB	11	O	
HVSEN	8	I	<b>High voltage output sense:</b> The UCC28060 incorporates FailSafe OVP so that any single failure does not allow the output to boost above safe levels. Output over-voltage is monitored by both VSENSE and HVSEN and shuts down the PWM if either pin exceeds the appropriate over-voltage threshold. Using two pins to monitor for over-voltage provides redundant protection and fault tolerance. HVSEN can also be used to enable a downstream power converter when the voltage on HVSEN is within the operating region. Select the HVSEN divider ratio for the desired over-voltage and power-good thresholds. Select the HVSEN divider impedance for the desired power-good hysteresis. During operation, HVSEN must never fall below 0.8 V. Dropping HVSEN below 0.8 V puts the UCC28060 into a special test mode, used only for factory testing. A bypass capacitor from HVSEN to AGND is recommended to filter noise and prevent false over-voltage shutdown.
PGND	13	—	<b>Power ground for the integrated circuit:</b> Connect this pin to AGND through a separate short trace to isolate gate driver noise from analog signals.

**TERMINAL FUNCTIONS (continued)**

TERMINAL			DESCRIPTION
NAME	NO.	I/O	
PHB	4	I	<b>Phase B enable:</b> This pin turns on/off channel B of the boost converter. The commanded on-time for channel A is immediately doubled when channel B is disabled, which helps to keep COMP voltage constant during the phase management transient. The PHB thresholds change with line range for the best efficiency when PHB is connected to COMP. PHB can also be driven by external logic signals to allow customized phase management. To disable phase management, connect the PHB pin to the VREF pin.
PWMCNTL	9	O	<b>PWM enable logic output:</b> This open-drain output goes low when HVSEN is within the HVSEN good region and the ZCDA and ZCDB inputs are switching correctly if operating in two-phase mode (see PHB Pin). Otherwise, PWMCNTL is high impedance.
TSET	3	I	<b>Timing set:</b> PWM on-time programming input. Connect a resistor from TSET to AGND to set the on-time versus COMP voltage and the minimum period at the gate drive outputs.
VCC	12	—	<b>Bias supply input:</b> Connect this pin to a controlled bias supply of between 14 V and 21 V. Also connect a 0.1- $\mu$ F ceramic bypass capacitor from this pin to PGND. This supply powers all circuits in the device and must be capable of delivering 6 mA dc plus the transient power MOSFET gate charging current.
VINAC	7	I	<b>Input ac voltage sense:</b> For normal operation, connect this pin to a voltage divider across the rectified input power mains. This input senses input voltage range to set the ramp rate and senses brownout. Input voltage range changes when the peak voltage on VINAC becomes and stays below the range change threshold for the range change filter time or the peak voltage on VINAC becomes above the range change threshold. When the voltage on VINAC remains below the brownout threshold for more than the brownout filter time, the device enters a brownout mode and both output drives are disabled. Select the input voltage divider ratio for the desired brownout threshold and power line range. Select the divider impedance for the desired brownout hysteresis.
VREF	15	O	<b>Voltage reference output:</b> Connect a 0.1- $\mu$ F ceramic bypass capacitor from this pin to AGND. This 6 VDC reference can be used to bias other circuits requiring less than 2 mA of total supply current.
VSENSE	2	I	<b>Output dc voltage sense:</b> Connect this pin to a voltage divider across the output of the power converter. The error amplifier reference voltage is 6 V. Select the output voltage divider ratio for the desired output voltage. Connect the ground side of this divider to ground through a separate short trace for best output regulation accuracy and noise immunity. VSENSE can be pulled low by an open-drain logic output or 6-V logic output in series with a low-leakage diode to disable the outputs and reduce VCC current. If VSENSE is disconnected, open-loop protection provides an internal current source to pull VSENSE low, turning off the gate drivers.
ZCDA	16	I	<b>Zero current detection inputs:</b> These inputs expect to see a negative edge when the inductor current in the respective phases go to zero. The inputs are clamped at 0 V and 3 V. Signals should be coupled through a series resistor that limits the clamping current to less than $\pm 3$ mA. Connect these pins through a current limiting resistor to the zero crossing detection windings of the appropriate boost inductor. The inductor winding must be connected so that this voltage drops when inductor current decays to zero. When the inductor current drops to zero, the ZCD input must drop below the falling threshold, approximately 1 V, to cause the gate drive output to rise. When the power MOSFET turns off, the ZCD input must rise above the rising threshold, approximately 1.7 V, to arm the logic for another falling ZCD edge.
ZCDB	1	I	



FUNCTIONAL BLOCK DIAGRAM



**TYPICAL CHARACTERISTICS**

At  $V_{CC} = 16\text{ V}$ ,  $AGND = PGND = 0\text{ V}$ ,  $V_{INAC} = 3\text{ V}$ ,  $V_{SENSE} = 6\text{ V}$ ,  $HV_{SEN} = 3\text{ V}$ ,  $PHB = 5\text{ V}$ ,  $R_{TSET} = 133\text{ k}\Omega$ ; all voltages are with respect to GND, all outputs unloaded,  $T_J = T_A = +25^\circ\text{C}$ , and currents are positive into and negative out of the specified terminal, unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.

**TYPICAL CHARACTERISTICS (continued)**

At VCC = 16 V, AGND = PGND = 0 V, VINAC = 3 V, VSENSE = 6 V, HVSEN = 3 V, PHB = 5 V, R<sub>TSET</sub> = 133 kΩ; all voltages are with respect to GND, all outputs unloaded, T<sub>J</sub> = T<sub>A</sub> = +25°C, and currents are positive into and negative out of the specified terminal, unless otherwise noted.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

**TYPICAL CHARACTERISTICS (continued)**

At VCC = 16 V, AGND = PGND = 0 V, VINAC = 3 V, VSENSE = 6 V, HVSEN = 3 V, PHB = 5 V, R<sub>TSET</sub> = 133 kΩ; all voltages are with respect to GND, all outputs unloaded, T<sub>J</sub> = T<sub>A</sub> = +25°C, and currents are positive into and negative out of the specified terminal, unless otherwise noted.




Figure 9.




Figure 10.




Figure 11.




Figure 12.

TYPICAL CHARACTERISTICS (continued)

At  $V_{CC} = 16\text{ V}$ ,  $AGND = PGND = 0\text{ V}$ ,  $V_{INAC} = 3\text{ V}$ ,  $V_{SENSE} = 6\text{ V}$ ,  $HVSEN = 3\text{ V}$ ,  $PHB = 5\text{ V}$ ,  $R_{TSET} = 133\text{ k}\Omega$ ; all voltages are with respect to GND, all outputs unloaded,  $T_J = T_A = +25^\circ\text{C}$ , and currents are positive into and negative out of the specified terminal, unless otherwise noted.




Figure 13.




Figure 14.




Figure 15.




Figure 16.

**TYPICAL CHARACTERISTICS (continued)**

At  $V_{CC} = 16\text{ V}$ ,  $AGND = PGND = 0\text{ V}$ ,  $V_{INAC} = 3\text{ V}$ ,  $V_{SENSE} = 6\text{ V}$ ,  $HV_{SEN} = 3\text{ V}$ ,  $PHB = 5\text{ V}$ ,  $R_{TSET} = 133\text{ k}\Omega$ ; all voltages are with respect to GND, all outputs unloaded,  $T_J = T_A = +25^\circ\text{C}$ , and currents are positive into and negative out of the specified terminal, unless otherwise noted.




Figure 17.




Figure 18.




Figure 19.




Figure 20.

**TYPICAL CHARACTERISTICS (continued)**

At VCC = 16 V, AGND = PGND = 0 V, VINAC = 3 V, VSENSE = 6 V, HVSEN = 3 V, PHB = 5 V, R<sub>TSET</sub> = 133 kΩ; all voltages are with respect to GND, all outputs unloaded, T<sub>J</sub> = T<sub>A</sub> = +25°C, and currents are positive into and negative out of the specified terminal, unless otherwise noted.




Figure 21.




Figure 22.




Figure 23.





Figure 24.

**TYPICAL CHARACTERISTICS (continued)**

At  $V_{CC} = 16\text{ V}$ ,  $AGND = PGND = 0\text{ V}$ ,  $V_{INAC} = 3\text{ V}$ ,  $V_{SENSE} = 6\text{ V}$ ,  $HV_{SEN} = 3\text{ V}$ ,  $PHB = 5\text{ V}$ ,  $R_{TSET} = 133\text{ k}\Omega$ ; all voltages are with respect to GND, all outputs unloaded,  $T_J = T_A = +25^\circ\text{C}$ , and currents are positive into and negative out of the specified terminal, unless otherwise noted.





## APPLICATION INFORMATION

### Theory of Operation

The UCC28060 contains the control circuits for two boost pulse-width modulation (PWM) power converters. The boost PWM power converters ramp current in the boost inductors for a time period proportional to the voltage on the error amplifier output. Each power converter then turns off the power MOSFET until current in the boost inductor decays to 0, as sensed on the zero current detection inputs (ZCDA and ZCDB). Once the inductor current decays to 0, the power converter starts another cycle. This on/off cycling produces a triangle wave of current, with peak current set by the on-time and power mains input voltage, as shown in [Equation 1](#).

$$I_{\text{PEAK}}(t) = \frac{V_{\text{INAC}}(t) \times T_{\text{ON}}}{L} \quad (1)$$

The average line current is exactly equal to half of the peak line current, as shown in [Equation 2](#).

$$I_{\text{AVG}}(t) = \frac{V_{\text{INAC}}(t) \times T_{\text{ON}}}{2 \times L} \quad (2)$$

With  $T_{\text{ON}}$  and  $L$  being essentially constant during an ac line period, the resulting triangular current waveform during each switching cycle has an average value proportional to the instantaneous value of the rectified ac line voltage. This architecture results in a resistive input impedance characteristic at the line frequency and a near-unity power factor.

The outputs of the two PWMs operate 180° out-of-phase so that power-line ripple current for the two PWMs is greatly reduced from the ripple current of each individual PWM. This design reduces ripple current at the input and output, allowing the reduction in size and cost of input and output filters.

Optimal phase balance occurs if the individual power stages and the on-times are well-matched. Mismatches in inductor values do not affect the phase relationship.

### On-Time Control, Maximum Frequency Limiting, and Restart Timer

Gate drive on-time varies with the error amplifier output voltage by a factor called  $K_T$ , as shown in [Equation 3](#).

$$T_{\text{ON}} = K_T (V_{\text{COMP}} - 125 \text{ mV}) \quad (3)$$

Where:

$V_{\text{COMP}}$  is the output of the error amplifier, and 125 mV is a modulator offset.

To compensate for the effects of line voltage changes on loop gain,  $K_T$  is three times larger in low-line range than in high-line range, as shown in [Equation 4](#).

$$K_{\text{TL}} = 3 \times K_{\text{TH}} \quad (4)$$

To provide smooth transition between two-phase and single-phase operation,  $K_T$  increases by a factor of two in single-phase mode:

- $K_{\text{THS}} = 2 \times K_{\text{TH}}$ ; active in high-line range and single-phase operation
- $K_{\text{TLS}} = 2 \times K_{\text{TL}}$ ; active in low-line range and single-phase operation

The clamped maximum output of the error amplifier is limited to 4.95 V. This value, less the 125 mV modulator offset, limits on-time to [Equation 5](#).

$$T_{\text{ON(max)}} = K_T \times 4.825 \text{ V} \quad (5)$$

This on-time limit sets the maximum power that can be delivered by the converter at a given input voltage level.

The switching frequency of each phase is limited by minimum period timers. If the current decays to 0 before the minimum period timer elapses, turn-on is delayed, resulting in discontinuous phase current.

The restart timer ensures starting under all circumstances by restarting both phases if either phase ZCD input has not transitioned high-to-low for approximately 200  $\mu\text{s}$ . To prevent the circuit from operating in continuous conduction mode (CCM), the restart time does not trigger turn-on until both phase currents return to 0.

The on-time factors ( $K_{TH}$ ,  $K_{THS}$ ,  $K_{TL}$ ,  $K_{TLS}$ ) and the minimum switching period  $T_{MIN}$  are proportional to the time setting resistor  $R_{TSET}$ , the resistor from the TSET pin to ground, and they can be calculated by Equation 6 through Equation 8:

$$K_{TH} = \frac{R_{TSET}}{133 \text{ k}\Omega} \times 1.35 \frac{\mu\text{S}}{\text{V}} ; \text{ Active in High-Line Range (UCC28060 only)} \quad (6)$$

$$K_{TL} = \frac{R_{TSET}}{133 \text{ k}\Omega} \times 4.0 \frac{\mu\text{S}}{\text{V}} ; \text{ Active in Low-Line Range} \quad (7)$$

$$T_{MIN} = \frac{R_{TSET}}{133 \text{ k}\Omega} \times 2.2\mu\text{s}; \text{ Minimum Switching Period} \quad (8)$$

The proper value of  $R_{TSET}$  results in the clamped maximum on-time,  $T_{ON(max)}$ , required by the converter operating at the minimum input line and maximum load.

### Natural Interleaving

Under normal operating conditions, the UCC28060 regulates the relative phasing of the channel A and channel B inductor currents to be very close to 180°, minimizing the ripple currents seen at the line source and output capacitor. The phase control function differentially modulates the on-times of the A and B channels based on the phase and frequency relationship. This natural interleaving method allows the converter to achieve 180° phase shift and transition mode operation for both phases without the requirements on boost inductor tolerance. As a result, the current sharing of the A and B channels are proportional to the inductor tolerance. The best current sharing is achieved when both inductors are exactly the same value.

### Easy Phase Management

At light load conditions, because of the small conduction losses resulting from small load current and large switching losses caused by the discharging of the MOSFET junction capacitors, shutting down one of the power stages reduces switching loss and increases conduction loss. At certain power levels, the reduction of switching losses is greater than the increase in conduction losses; better efficiency can be realized. This feature is one of the major benefits of interleaved power factor correction (PFC) and it is especially valuable for meeting light-load efficient standards design requirements.

The easy phase management function allows the user to shut down one of the power stages to achieve higher efficiency at light load conditions by connecting the COMP pin to the PHB pin. Based on theoretical analysis and experimental results, the UCC28060 preset phase management thresholds can achieve maximum efficiency improvement. According to the COMP pin voltage, easy phase management shuts down phase B at corresponding power levels. The thresholds and corresponding power levels are listed in Table 1.

**Table 1. PHB Management Performance with PHB Connected to COMP**

VAC <sub>RMS</sub>	COMP VOLTAGE AT FULL POWER	PHB THRESHOLDS			
		PHB THRESHOLD VOLTAGE		PERCENTAGE OF FULL POWER	
		HIGH TO LOW	LOW TO HIGH	HIGH TO LOW (PHASE B OFF)	LOW TO HIGH (PHASE B ON)
85	4.85 V	0.8 V	1.0 V	14%	19%
115	2.7 V	0.8 V	1.0 V	26%	34%
133	2.1 V	0.8 V	1.0 V	35%	45%
187	3.1 V	1.1 V	1.3 V	33%	40%
230	2.1 V	1.1 V	1.3 V	50%	61%
265	1.6 V	1.1 V	1.3 V	67%	81%

The PHB pin can also be driven by an external logic signal to allow customized phase management. To disable phase management, connect the PHB pin to the VREF pin.

## Zero Crossing Detection and Valley Switching

In transition-mode PFC circuits, the MOSFET turns on when the boost inductor current crosses 0. Because of the resonance between the boost inductor and the parasitic capacitor at the MOSFET drain node, part of the energy stored in the MOSFET junction capacitor can be recovered, reducing switching losses. Furthermore, when the rectified input voltage is less than half of the output voltage, all the energy stored in the MOSFET junction capacitor can be recovered and zero-voltage switching (ZVS) can be realized. By adding an appropriate delay, the MOSFET can be turned on at the valley of its resonating drain voltage (valley switching). In this way, the energy recovery can be maximized and switching loss is minimized.

The RC time constant is generally derived empirically, but a good starting point is a value equal to 25% of the resonant period of its drain circuit. The delay can be realized by a simple RC filter, as shown in Figure 26. Because the ZCD pin is internally clamped, a more accurate delay can also be realized by using Figure 27.




Figure 26. Simple RC Delay Circuit




Figure 27. More Accurate Time Delay Circuit

## Brownout Protection

As the power line RMS voltage decreases, RMS input current increases to maintain the output voltage constant for a specific load. Brownout protection prevents the RMS input current from exceeding a safe operating level. Power line RMS voltage is sensed at VINAC. When the voltage applied to VINAC fails to exceed the brownout threshold for the brownout filter time, a brownout condition is detected and both gate drive outputs immediately pull low. During brownout, COMP is actively pulled low. Gate drive outputs remain low until the voltage on VINAC rises above the brownout threshold. After a brownout, the power stage soft-starts as COMP rises.

The brownout detection threshold and its hysteresis are set by the voltage divider ratio and resistor values. This pin also detects the input line range to set the corresponding on-time factors. Both the brownout protection and line range detection are based on VINAC peak voltage; the threshold and hysteresis are also based on line peak voltage. The peak VINAC voltage can be easily translated into RMS value. Suggested resistor values for the voltage divider are  $3\text{ M}\Omega \pm 1\%$  from the rectified input voltage to VINAC and  $46.4\text{ k}\Omega \pm 1\%$  from VINAC to ground. These resistors set the typical thresholds for RMS line voltages, as shown in Table 2.

Table 2. Brownout and Range Change Thresholds

THRESHOLD	BROWNOUT (RMS)	MAINS SELECT (RMS)
Falling	65 V	150.9 V
Rising	79.8 V	161.2 V

## Failsafe OVP—Output Over-Voltage Protection

FailSafe OVP prevents any single failure from allowing the output to boost above safe levels. Redundant paths for output voltage sensing provide additional protection against output over-voltage. Over-voltage protection is implemented through two independent paths: VSENSE and HVSEN. The converter shuts down if either input senses an over-voltage condition. The output voltage can still maintain a safe level with either loop failure. The device is re-enabled when both sense inputs fall back into the normal range. At that time, the gate drive outputs resume switching under PWM control. Output over-voltage does not cause soft-start and the COMP pin is not discharged during an output over-voltage event.

## Over-Current Protection

Under certain conditions (such as inrush, brownout recovery, and output overload), the PFC power stage sees large currents. It is critical that the power devices be protected from switching during these conditions.

The conventional current sensing method uses a shunt resistor in series with the MOSFET source to sense the converter current, resulting in multiple ground points and high power dissipation. Furthermore, since no current information is available when the MOSFETs are off, the source resistor current sensing method requires repeated turn-ons of the MOSFETs during over-current conditions. As a result, the converter may temporarily operate in continuous current mode (CCM) and experience failures induced by excessive reverse recovery currents in the boost diode.

The UCC28060 uses a single resistor to continuously sense the total inductor (input) current. This way, turn-on of the MOSFETs is completely avoided when the inductor currents are excessive. The drive to the MOSFETs is inhibited until total inductor current drops to near zero, precluding reverse recovery induced failures (these failures are most likely to occur when the ac line recovers from a brownout condition).

Following an over-current condition, both MOSFETs are turned on in phase when the input current drops to near 0. Because two phase currents are temporarily operating in phase, set the over-current protection threshold to more than twice of each phase maximum current ripple value in order to allow a return to normal operation after an over-current event.

## Phase Fail Protection

The UCC28060 detects failure of one phase by monitoring the sequence of ZCD pulses. During normal two-phase operation, if one ZCD input remains idle for longer than approximately 14 ms while the other ZCD input switches normally, PWMNTL goes high, indicating that the power stage is not operating correctly. During normal single-phase operation, phase failure is not monitored.

## Distortion Reduction

Because of the resonance between the capacitance present across the drain-source of the switching MOSFET and the boost inductor, conventional transition mode power factor correction circuits may not be able to absorb power from the input line when the input voltage is around 0 V. This limitation results in waveform distortion and increased harmonic distortion. To reduce line current distortion to the lowest possible level, the UCC28060 increases switching MOSFET on-time when input voltage is around 0 V to increase the power absorption and compensate for this effect.

### Improved Error Amplifier

The voltage error amplifier is a transconductance amplifier. Voltage loop compensation is connected from the error amplifier output, COMP, to analog ground, AGND. The recommended compensation network is shown in Figure 28.




Figure 28. Typical Error Amplifier Compensation

To improve the transient response, the error amplifier output current is increased by 100  $\mu\text{A}$  when the error amp input is below 5.815 V, as shown in Figure 29. This increase allows faster charging of the compensation components following sudden load current increases (also refer to Figure 4 in the Typical Characteristics).




Figure 29. Error Amplifier Block Diagram Showing Speed-Up and Latched Soft-Start

## Open-Loop Protection

If the feedback loop is disconnected from the device, a current source internal to the UCC28060 pulls the VSENSE pin voltage towards ground. When VSENSE falls below 1.20 V, the device is disabled. When disabled, supply current decreases, and both gate drive outputs and COMP are actively pulled low. The device is re-enabled when VSENSE rises above 1.25 V. At that time, the gate drive outputs begin switching under PWM control.

The device can be externally disabled by grounding the VSENSE pin with an open-drain or open-collector driver. When disabled, device supply current drops and COMP is actively pulled low. When VSENSE is released, the device soft-starts. This disable method forces the device into standby mode and minimizes its power consumption. This feature is particularly useful when standby power is a key design aspect.

If the feedback loop is disconnected from ground, the VSENSE voltage goes high. When VSENSE rises above the over-voltage protection threshold, both gate drive outputs go low, and COMP is actively pulled low. The device is re-enabled when VSENSE falls back into range. At that time, the gate drive outputs begin switching under PWM control. The VSENSE pin is internally clamped to protect the device from damage under this condition.

## Soft-Start

The PWM gradually ramps from zero on-time to normal on-time as the compensation capacitor from COMP to AGND charges from a low level to the final value. This process implements a soft-start, with a time constant set by the output current of the error amplifier and the value of the compensation capacitors. In the event of a brownout, logic disable, or VCC undervoltage fault, COMP is actively pulled low so the PWM soft-starts after this event is cleared. Even if a fault event happens very briefly, soft-start fully discharges the compensation components before resuming operation, ensuring soft-starting. See [Figure 29](#) for details.

## Light-Load Operation

As load current decreases, the error amplifier commands less input current by lowering the COMP voltage. If PHB (normally connected to COMP) falls below 0.8 V at low input line (or 1.1 V at high input line), channel B stops switching and channel A on-time doubles to compensate. If COMP falls below 150 mV, channel A also stops switching and the loop enters a hysteretic control mode. The PWM skips cycles to maintain regulation.

## Command for the Downstream Converter

In the UCC28060, the PWMCNTL pin is used to coordinate the PFC stage with a downstream converter. Through the HVSEN pin, the output voltage is sensed. When the output voltage is within the desired range, the PWMCNTL pin is pulled to ground internally and can be used to enable a downstream converter. The enable threshold and hysteresis can be adjusted independently through the voltage divider ratio and resistor values. The HVSEN pin is also used for the FailSafe over-voltage protection. When designing the voltage divider, make sure this FailSafe over-voltage protection level is set above normal operating levels.

## VCC Undervoltage Protection

VCC must rise above the undervoltage threshold for the PWM to begin functioning. If VCC drops below the threshold during operation, both gate drive outputs and COMP are actively pulled low. VCC must rise above the threshold for PWM function to restart.

## VCC

VCC is connected to a bias supply of between 13 V and 21 V. When powered from a poorly-regulated supply, an external zener diode is recommended to prevent excessive current into VCC.

DESIGN EXAMPLE

An example of the UCC28060 PFC controller in a two-phase transition mode interleaved PFC pre-regulator is shown in Figure 30.




Figure 30. Typical Transition Mode Interleaved PFC Pre-Regulator

## Design Goals

The specifications for this design were chosen based on the power requirements of a 300 W LCD TV. These specifications are shown in [Table 3](#).

**Table 3. Design Specifications**

PARAMETER		MIN	TYP	MAX	UNIT
$V_{IN}$	RMS input voltage	85 ( $V_{IN\_MIN}$ )		265 ( $V_{IN\_MAX}$ )	$V_{RMS}$
$V_{OUT}$	Output voltage		390		V
$f_{LINE}$	Line frequency	47		63	Hz
PF	Power factor at maximum load	0.90			
$P_{OUT}$				300	W
$\eta$	Full load efficiency	0.92			
$f_{MIN}$	Minimum switching frequency	45			kHz

## Recommended PCB Device Layout

Interleaved transition-mode PFC system architecture dramatically reduces input and output ripple current, allowing the circuit to use smaller and less expensive filters. To maximize the benefits of interleaving, the input and output filter capacitors should be located after the two phase currents are combined together. Similar to other power management devices, when laying out the printed circuit board (PCB) it is important to use star grounding techniques and keep filter capacitors as close to device ground as possible. To minimize the interference caused by capacitive coupling from the boost inductor, the device should be located at least 1 in (25.4 mm) away from the boost inductor. It is also recommended that the device not be placed underneath magnetic elements. Because of the precise timing requirement, the timing setting resistor  $R_T$  should be put as close as possible to the TSET pin and returned to the analog ground. See [Figure 31](#) for a recommended component layout and placement.






Figure 31. Recommended PCB Layout

### Inductor Selection

The boost inductor is selected based on the inductor ripple current requirements at the peak of low line. Selecting the inductor requires calculating the boost converter duty cycle at the peak of low line ( $D_{PEAK\_LOW\_LINE}$ ), as shown in Equation 9.

$$D_{PEAK\_LOW\_LINE} = \frac{V_{OUT} - V_{IN\_MIN} \sqrt{2}}{V_{OUT}} = \frac{390 \text{ V} - 85 \text{ V} \sqrt{2}}{390 \text{ V}} \approx 0.69 \quad (9)$$

The minimum switching frequency of the converter ( $f_{MIN}$ ) occurs at the peak of low line and is set between 25 kHz and 50 kHz to avoid audible noise. For this design example,  $f_{MIN}$  was set to 45 kHz:

$$L1 = L2 = \frac{\eta \times V_{IN\_MIN}^2 \times D_{PEAK\_LOW\_LINE}}{P_{OUT} \times f_{MIN}} = \frac{0.92(85 \text{ V})^2 \times 0.69}{300 \text{ W} \times 45 \text{ kHz}} \approx 340 \mu\text{H} \quad (10)$$

The inductor for this design would have a peak current ( $I_{LPEAK}$ ) of 5.4 A, as shown in Equation 11, and an RMS current ( $I_{LRMS}$ ) of 2.2 A, as shown in Equation 12.

$$I_{LPEAK} = \frac{P_{OUT} \sqrt{2}}{V_{IN\_MIN} \times \eta} = \frac{300 \text{ W} \sqrt{2}}{85 \text{ V} \times 0.92} \approx 5.4 \text{ A} \quad (11)$$

$$I_{LRMS} = \frac{I_{LPEAK}}{\sqrt{6}} = \frac{5.4 \text{ A}}{\sqrt{6}} \approx 2.2 \text{ A} \quad (12)$$

This converter uses constant on-time ( $T_{ON}$ ) and zero-current switching (ZCS) to set up the converter timing. Auxiliary windings off of L1 and L2 detect when the inductor currents are 0. Selecting the turns ratio in [Equation 13](#) ensures that there is at least 2 V at the peak of high line to reset the ZCD comparator after every switching cycle.

The turns-ratio of each auxiliary winding is:

$$\frac{N_P}{N_S} = \frac{V_{OUT} - V_{IN\_MAX} \sqrt{2}}{2 \text{ V}} = \frac{390 \text{ V} - 265 \text{ V} \sqrt{2}}{2 \text{ V}} \approx 8 \quad (13)$$

### ZCD Resistor Selection ( $R_{ZA}$ , $R_{ZB}$ )

The minimum value of the ZCD resistors is selected based on the internal zener clamp maximum current rating of 3 mA, as shown in [Equation 14](#).

$$R_{ZA} = R_{ZB} \geq \frac{V_{OUT} N_S}{N_P \times 3 \text{ mA}} = \frac{390 \text{ V}}{8 \times 3 \text{ mA}} \approx 16.3 \text{ k}\Omega \quad (14)$$

In this design the ZCD resistors were set to 20 k $\Omega$ , as shown in [Equation 15](#).

$$R_{ZA} = R_{ZB} = 20 \text{ k}\Omega \quad (15)$$

### HVSENSE

The HVSENSE pin programs the PWMNTL output of the UCC28060. The PWMNTL open-drain output can be used to disable a downstream converter while the PFC output capacitor is charging. PWMNTL starts in high impedance and pulls to ground when the HVSENSE increases above 2.5 V. Setting the point where PWMNTL becomes active requires a voltage divider from the boost voltage to the HVSEN pin to ground. [Equation 16](#) to [Equation 20](#) show how to set the PWMNTL pin to activate when the output voltage is within 90% of its nominal value.

$$V_{OUT\_OK} = V_{OUT} \times 0.90 \approx 351 \text{ V} \quad (16)$$

Resistor  $R_E$  sets up the high side of the voltage divider and programs the hysteresis of the PWMNTL signal. For this example,  $R_E$  was selected to provide 108 V of hysteresis, as shown in [Equation 17](#).

$$R_E = \frac{\text{Hysteresis}}{36 \mu\text{A}} = \frac{108 \text{ V}}{36 \mu\text{A}} = 3 \text{ M}\Omega \quad (17)$$

Resistor  $R_F$  is used to program the PWMNTL active threshold, as shown in [Equation 18](#).

$$R_F = \left( \frac{2.5 \text{ V}}{\frac{V_{OUT\_OK} - 2.5 \text{ V}}{R_E} - 36 \mu\text{A}} \right) = \frac{2.5 \text{ V}}{\frac{351 \text{ V} - 2.5 \text{ V}}{3 \text{ M}\Omega} - 36 \mu\text{A}} = 31.185 \text{ k}\Omega \approx 31.6 \text{ k}\Omega \quad (18)$$

This PWMNTL output remains active until a minimum output voltage ( $V_{OUT\_MIN}$ ) is reached, as shown in [Equation 19](#).

$$V_{OUT\_MIN} = \frac{2.5 \text{ V} (R_E + R_F)}{R_F} = \frac{2.5 \text{ V} (3 \text{ M}\Omega + 31.6 \text{ k}\Omega)}{31.6 \text{ k}\Omega} \approx 240 \text{ V} \quad (19)$$

According to the resistor value, the FailSafe OVP threshold should be set according to [Equation 20](#):

$$V_{OV\_FAILSAFE} = \frac{4.87 \text{ V} (R_E + R_F)}{R_F} = \frac{4.87 \text{ V} (3 \text{ M}\Omega + 31.6 \text{ k}\Omega)}{31.6 \text{ k}\Omega} \approx 467 \text{ V} \quad (20)$$

## Output Capacitor Selection

The output capacitor ( $C_{OUT}$ ) is selected based on holdup requirements as shown in [Equation 21](#).

$$C_{OUT} \geq \frac{2 \frac{P_{OUT}}{\eta} \frac{1}{f_{LINE}}}{V_{OUT}^2 - (V_{OUT\_MIN})^2} = \frac{2 \frac{300 \text{ W}}{0.92} \frac{1}{47 \text{ Hz}}}{(390 \text{ V})^2 - (240 \text{ V})^2} \approx 147 \mu\text{F} \quad (21)$$

Two 100- $\mu\text{F}$  capacitors were used in parallel for the output capacitor:

$$C_{OUT} = 200 \mu\text{F} \quad (22)$$

For this size capacitor, the output voltage ripple ( $V_{RIPPLE}$ ) is approximately 11 V, as shown in [Equation 23](#):

$$V_{RIPPLE} = \frac{2 \times P_{OUT}}{\eta} \frac{1}{V_{OUT} \times 4\pi \times f_{LINE} \times C_{OUT}} = \frac{2 \times 300 \text{ W}}{0.92 \times 390 \text{ V} \times 4\pi \times 47 \text{ Hz} \times 200 \mu\text{F}} \approx 14 \text{ V} \quad (23)$$

In addition to hold-up requirements, a capacitor must be selected so that it can withstand the low-frequency RMS current ( $I_{COUT\_100 \text{ Hz}}$ ) and the high-frequency RMS current ( $I_{COUT\_HF}$ ); see [Equation 24](#) to [Equation 26](#). High-voltage electrolytic capacitors generally have both a low- and a high-frequency RMS current rating on the product data sheets.

$$I_{COUT\_100\text{Hz}} = \frac{P_{OUT}}{V_{OUT} \times \eta \times \sqrt{2}} = \frac{300 \text{ W}}{390 \text{ V} \times 0.92 \times \sqrt{2}} = 0.591 \text{ A} \quad (24)$$

$$I_{COUT\_HF} = \sqrt{\left[ \frac{P_{OUT} 2 \sqrt{2}}{2 \times \eta \times V_{IN\_MIN}} \sqrt{\frac{4 \sqrt{2} V_{IN\_MIN}}{9\pi V_{OUT}}} \right]^2 - (I_{COUT\_100 \text{ Hz}})^2} \quad (25)$$

$$I_{COUT\_HF} = \sqrt{\left[ \frac{300 \text{ W} \times 2 \sqrt{2}}{2 \times 0.92 \times 85 \text{ V}} \sqrt{\frac{4 \sqrt{2} \times 85 \text{ V}}{9\pi \times 390 \text{ V}}} \right]^2 - (0.591 \text{ A})^2} \approx 0.966 \text{ A} \quad (26)$$

## Selecting an $R_S$ for Peak Current Limiting

The UCC28060 peak limit comparator senses the total input current and is used to protect the MOSFETs during inrush and over-load conditions. For reliability, the peak current limit ( $I_{PEAK}$ ) threshold in this design is set for 120% of the nominal inrush current that is observed during power-up, as shown in [Equation 27](#).

$$I_{PEAK} = \frac{2P_{OUT} \sqrt{2} (1.2)}{\eta \times V_{IN\_MIN}} = \frac{2 \times 300 \text{ W} \sqrt{2} \times 1.2}{0.92 \times 85 \text{ V}} \approx 13 \text{ A} \quad (27)$$

A standard 15-m $\Omega$  metal-film current-sense resistor is used for current sensing, as shown in [Equation 28](#). The estimated power loss of the current sense resistor ( $P_{RS}$ ) is less than 0.25 W during normal operation, as shown in [Equation 29](#).

$$R_S = \frac{200 \text{ mV}}{I_{PEAK}} = \frac{200 \text{ mV}}{13 \text{ A}} \approx 15 \text{ m}\Omega \quad (28)$$

$$P_{RS} = \left[ \frac{P_{OUT}}{V_{IN\_MIN} \times \eta} \right]^2 R_S = \left[ \frac{300 \text{ W}}{85 \text{ V} \times 0.92} \right]^2 \times 15 \text{ m}\Omega \approx 0.22 \text{ W} \quad (29)$$

The most critical parameter in selecting a current-sense resistor is the surge rating. The resistor needs to withstand a short-circuit current larger than the current required to open the fuse (F1).  $I^2t$  (ampere squared seconds) is a measure of thermal energy resulting from current flow required to melt the fuse, where  $I^2t$  is equal to RMS current squared times the duration of the current flow in seconds. A 4-A fuse with an  $I^2t$  of 14  $A^2s$  was chosen to protect the design from a short-circuit condition. To ensure the current-sense resistors have a high enough surge protection, a 15-M $\Omega$ , 500-mW, metal-strip resistor was chosen for the design. The resistor has a 2.5-W surge rating for 5 seconds. This result translates into 833  $A^2s$  and has a high enough  $I^2t$  rating to survive a short-circuit before the fuse opens, as described in [Equation 30](#).

$$I^2t = \frac{2.5 \text{ W}}{0.015 \Omega} \times 5 \text{ s} = 833 \text{ A}^2\text{s} \quad (30)$$

### Power Semiconductor Selection (Q1, Q2, D1, D2):

The selection of Q1, Q2, D1, and D2 are based on the power requirements of the design. Application note [SLUU138, UCC38050 100-W Critical Conduction Power Factor Corrected \(PFC\) Pre-Regulator](#), explains how to select power semiconductor components for transition-mode PFC pre-regulators.

The MOSFET maximum-pulsed drain current (Q1, Q2) is shown in [Equation 31](#):

$$I_{DM} \geq I_{PEAK} = 13 \text{ A} \quad (31)$$

The MOSFET RMS current calculation (Q1, Q2) is shown in [Equation 32](#):

$$I_{DS} = \frac{I_{PEAK}}{2} \sqrt{\frac{1}{6} - \frac{4\sqrt{2} V_{IN\_MIN}}{9\pi \times V_{OUT}}} = \frac{13 \text{ A}}{2} \sqrt{\frac{1}{6} - \frac{4\sqrt{2} \times 85 \text{ V}}{9\pi \times 390 \text{ V}}} \approx 2.3 \text{ A} \quad (32)$$

To meet the power requirements of the design, IRFB11N50N 500-V MOSFETs from [International Rectifier](#) were chosen for Q1 and Q2.

The boost diode RMS current (D1, D2) is shown in [Equation 33](#):

$$I_D = \frac{I_{PEAK}}{2} \sqrt{\frac{4\sqrt{2} V_{IN\_MIN}}{9\pi \times V_{OUT}}} = \frac{13 \text{ A}}{2} \sqrt{\frac{4\sqrt{2} \times 85 \text{ V}}{9\pi \times 390 \text{ V}}} \approx 1.4 \text{ A} \quad (33)$$

To meet the power requirements of the design, MURS306T3 600-V diodes from [On Semiconductor](#) were chosen for the design for D1 and D2.

### Brownout Protection

Resistor  $R_A$  and  $R_B$  are selected to activate brownout protection at 75% of the specified minimum operated input voltage. Resistor  $R_A$  programs the brownout hysteresis comparator, which was selected to provide 21 V of hysteresis.  $R_A$  and  $R_B$  are shown in [Equation 34](#) and [Equation 35](#).

In this design example, brownout becomes active when the input drops below 64  $V_{RMS}$  and deactivates when the input reaches 79  $V_{RMS}$ .

$$R_A = \frac{\text{Hysteresis}}{7 \mu\text{A}} = \frac{21 \text{ V}}{7 \mu\text{A}} \approx 3 \text{ M}\Omega \quad (34)$$

$$R_B = \frac{1.4 \text{ V} \times R_A}{V_{IN\_MIN} \times 0.75\sqrt{2} - 1.4 \text{ V}} = \frac{1.4 \text{ V} \times 3 \text{ M}\Omega}{85 \text{ V} \times 0.75\sqrt{2} - 1.4 \text{ V}} \approx 47 \text{ k}\Omega \quad (35)$$

## Converter Timing

Select the timing resistor,  $R_{TSET}$ , for the correct on-time ( $T_{ON}$ ) based on  $K_{TL}$ , as shown in [Equation 36](#). To ensure proper operation, the timing must be set based on the highest boost inductance ( $L1_{MAX}$ ). In this design example, the boost inductor could be as high as 390  $\mu$ H, based on line and load conditions, as shown in [Equation 37](#).

$$f_{MIN} = \frac{\eta \times (V_{IN\_MIN})^2 \left[ 1 - \frac{V_{IN\_MIN} \times \sqrt{2}}{V_{OUT}} \right]}{P_{OUT} \times L1_{MAX}} = \frac{0.92 \times (85 \text{ V})^2 \left[ 1 - \frac{85 \text{ V} \times \sqrt{2}}{390 \text{ V}} \right]}{300 \text{ W} \times 390 \mu\text{H}} = 39.2 \text{ kHz} \quad (36)$$

$$R_{TSET} = \frac{133 \text{ k}\Omega \left[ 1 - \frac{V_{IN\_MIN} \times \sqrt{2}}{V_{OUT}} \right]}{4.85 \text{ V} \times 4 \mu\text{s} \times f_{MIN}} = \frac{133 \text{ k}\Omega \left[ 1 - \frac{85 \text{ V} \times \sqrt{2}}{390 \text{ V}} \right]}{4.85 \text{ V} \times 4 \mu\text{s} \times 39.2 \text{ kHz}} \approx 121 \text{ k}\Omega \quad (37)$$

This result sets the maximum frequency clamp ( $f_{MAX}$ ), as shown in [Equation 38](#), which improves efficiency at light load.

$$f_{MAX} = \frac{133 \text{ k}\Omega}{2 \mu\text{s} \times R_T} = \frac{133 \text{ k}\Omega}{2 \mu\text{s} \times 121 \text{ k}\Omega} \approx 550 \text{ kHz} \quad (38)$$

## Programming $V_{OUT}$

Resistor  $R_C$  is selected to minimize error because of  $V_{SENSE}$  input bias current and minimize loading on the power line when the PFC is disabled. Construct resistor  $R_C$  from two or more resistors in series to meet high-voltage requirements.  $R_C$  was also selected to be of a similar value of  $R_A$  and  $R_E$  to simplify the bill of materials and reduce design costs.

Based on the resistor values shown in [Equation 39](#) to [Equation 41](#), the primary output over-voltage protection threshold should be as shown in [Equation 42](#):

$$R_C = 3 \text{ M}\Omega \quad (39)$$

$$V_{REF} = 6 \text{ V} \quad (40)$$

$$R_D = \frac{V_{REF} \times R_C}{(V_{OUT} - V_{REF})} = \frac{6 \text{ V} \times 3 \text{ M}\Omega}{(390 \text{ V} - 6 \text{ V})} \approx 47 \text{ k}\Omega \quad (41)$$

$$V_{OVP} = 6.45 \text{ V} \frac{R_C + R_D}{R_D} = 6.45 \text{ V} \frac{3 \text{ M}\Omega + 47 \text{ k}\Omega}{47 \text{ k}\Omega} = 418 \text{ V} \quad (42)$$

## Loop Compensation

Resistor  $R_Z$  is sized to attenuate low-frequency ripple to less than 2% of the voltage amplifier output range. This value ensures good power factor and low input current harmonic distortion.

The transconductance amplifier gain is shown in [Equation 43](#):

$$g_m = 96 \mu\text{S} \quad (43)$$

The voltage divider feedback gain is shown in [Equation 44](#) and [Equation 45](#):

$$H = \frac{V_{REF}}{V_{OUT}} = \frac{6 \text{ V}}{390 \text{ V}} \approx 0.015 \quad (44)$$

$$R_Z = \frac{100 \text{ mV}}{V_{RIPPLE} \times H \times g_m} = \frac{100 \text{ mV}}{11 \text{ V} \times 0.015 \times 96 \mu\text{S}} = 6.313 \text{ k}\Omega \approx 6.34 \text{ k}\Omega \quad (45)$$

$C_Z$  is then set to add 45° of phase margin at 1/5th of the switching frequency, as shown in [Equation 46](#):

$$C_Z = \frac{1}{2\pi \times \frac{f_{\text{LINE}}}{5} \times R_Z} = \frac{1}{2\pi \times \frac{47 \text{ Hz}}{5} \times 6.34 \text{ k}\Omega} = 2.67 \mu\text{F} \quad (46)$$

$C_P$  is sized to attenuate high-frequency noise, as shown in Equation 47:

$$C_P = \frac{1}{2\pi \times \frac{f_{\text{MIN}}}{2} \times R_Z} = \frac{1}{2\pi \times \frac{45 \text{ kHz}}{2} \times 6.34 \text{ k}\Omega} = 1.12 \text{ nF} \quad (47)$$

The standard values of Equation 48 and Equation 49 should be chosen for  $C_Z$  and  $C_P$ .

$$C_Z = 2.2 \mu\text{F} \quad (48)$$

$$C_P = 1 \text{ nF} \quad (49)$$

## ADDITIONAL REFERENCES

### Related Parts

Table 4 lists several TI parts that have characteristics similar to the UCC28060.

**Table 4. Related Parts**

DEVICE	DESCRIPTION
<a href="#">UCC28051</a>	PFC controller for low to medium power applications
<a href="#">UCC28019</a>	8-pin continuous conduction mode (CCM) PFC controller

### References

These references, design tools, and links to additional references, including design software, may be found at [www.power.ti.com](http://www.power.ti.com):

- Evaluation Module, *UCC28060EVM 300W interleaved PFC Pre-regulator*, [SLUU280](#) from Texas Instruments
- Application Note, *UCC38050 100-W Critical Conduction Power Factor Corrected (PFC) Pre-regulator*, [SLUU138](#) from Texas Instruments

### Package Outline and Recommended PCB Footprint

The mechanical packages at the end of this data sheet outline the mechanical dimensions of the 16-pin D (SOIC) package and provide recommendations for PCB layout.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC28060D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UCC28060	<a href="#">Samples</a>
UCC28060DG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UCC28060	<a href="#">Samples</a>
UCC28060DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UCC28060	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC28060DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC28060DR	SOIC	D	16	2500	340.5	336.1	32.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
UCC28060D	D	SOIC	16	40	507	8	3940	4.32
UCC28060DG4	D	SOIC	16	40	507	8	3940	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated